Abstract
INTRODUCTION
CORDIC stands for COordinate Rotation DIgital Computer. The key concept of CORDIC arithmetic is based on the simple and ancient principles of two-dimensional geometry. But the iterative formulation of a computational algorithm for its implementation was first described in 1959 by Jack E. Volder [1] , [2] for the computation of trigonometric functions, multiplication and division. Not only a wide variety of applications of CORDIC have been suggested over the time, but also a lot of progress has taken place in the area of algorithm design and development of architectures for high performance and low-cost hardware solutions [3] - [12] . Not only a wide variety of applications of CORDIC have emerged in the last 50 years, but also a lot of progress has been made in the area of algorithm design and development of architectures for high-performance and low-cost hardware solutions of those applications. CORDIC-based computing received increased attention in 1971, when John Walther [3] , [4] showed that, by varying a few simple parameters, it could be used as a single algorithm for unified implementation of a wide range of elementary transcendental functions involving logarithms, exponentials, and square roots along with those suggested by Volder [1] . During the same time, Cochran [5] benchmarked various algorithms, and showed that CORDIC technique is a better choice for scientific calculator applications. The popularity of CORDIC was very much enhanced thereafter primarily due to its potential for efficient and low-cost implementation of a large class of applications which include: the generation of trigonometric, logarithmic and transcendental elementary functions; complex number multiplication, eigenvalue computation, matrix inversion, solution of linear systems and singular value decomposition (SVD) for signal processing, image processing, and general scientific computation. Some other popular and upcoming applications are i. Direct frequency synthesis, digital modulation and coding for speech/music synthesis and communication;
ii.
Direct and inverse kinematics computation for robot manipulation; and iii.
Planar and 3-dimensional vector rotation for graphics and animation.
Although CORDIC may not be the fastest technique to perform these operations, it is attractive due to the simplicity of its hardware implementation, since the same iterative algorithm could be used for all these applications using the basic shift-add operations of the form a ± b.2 −i
. Key points regarding CORDIC may elaborated as i. Introduced in 1959 by Jack Volder ii.
Performs vector rotations of arbitrary angles using only shifts and add. iii.
An iterative algorithm iv.
Computation involves addition, subtraction, compares, and shifts v.
Calculates a wide variety of functions like sine, cosine, arc tangent, square root vi.
Idea is to rotate a vector in Cartesian Plane by some angle vii.
Mostly used when no hardware multiplier is available viii.
Calculations are performed through a number of micro-rotations CORDIC architectures have been successfully employed for waveform generation [7] , [8] [9] , transform computation [10] , [11] , matrix calculations [12] etc. In spite of its simplicity and low computational complexity, CORDIC algorithm suffers from major bottlenecks like either high latency or large overheads of scale-factor compensation, when an optimized set of microrotations are used to reduce the latency. Parallel CORDIC architectures have been suggested in [13] and [14] to reduce the latency but at the cost of additional hardware and time to implement the scale-factor compensation. The redundant iterations are eliminated by greedy search in [15] - [17] , the authors improve the range of convergence of conventional CORDIC algorithm in hyperbolic trajectory by using additional iterations which allow negative iteration indices as well. Though it increases the RoC of the hyperbolic CORDIC algorithm, it significantly adds to the latency of the processor.
The main contributions of this paper are: (i) Applications and principle and mode operations of CORDIC (ii) implementation of LUTs, Xilinx ISE, Verilog Hardware, (iii) designing of CORDIC processor (iv) simulation and results, and (v) conclusion.
CORDIC's, APPLICATIONS, ARCHITECTURE MODE OF OPERATIONS

CORDIC's, Applications
Hardware
CORDIC is generally faster than other approaches when a hardware multiplier is unavailable (e.g., in a microcontroller based system), or when the number of gates required to implement the functions it supports should be minimized (e.g., in an FPGA).On the other hand, when a hardware multiplier is available (e.g., in a DSP microprocessor) as shown in Fig. 1 .
Software
Many older systems with integer only CPUs have implemented CORDIC to varying extents as part of their IEEE Floating Point libraries. As most modern general purpose CPUs have floating point registers with common operations such as add, subtract, multiply, divide, sin, cos, square root, log10, natural log, the need to implement CORDIC in them with software is nearly non-existent. Only microcontroller or special safety and time constraint software applications would need to consider using CORDIC. 
CORDIC's, Applications
The CORDIC core can be realized in one of three methods: 
Mode of Operations
A Survey of CORDIC Algorithms for FPGAs‖ [7] CORDIC can be used in one of the two modes of operation. (i) Rotation and vector mode as shown in Fig. 2 (a-b) 
Verilog
Verilog HDL is most commonly used in the design, verification, and implementation of digital logic chips at the register transfer level (RTL) of abstraction. There are two assignment operators: a blocking assignment (=) and a nonblocking (<=) assignment. Verilog modules that conform to a synthesizable coding-style, known as RTL, can be physically realized by synthesis software. Synthesis-software algorithmically transforms the Verilog source into a netlist, a logically-equivalent description consisting only of elementary logic primitives (AND, OR, NOT, flip-flops, etc.) that are available in a specific FPGA or VLSI technology. The function of non-blocking (<=) assignment operator in Verilog is that its action doesn't register until the next clock cycle. This means that the order of the assignments is irrelevant and will produce the same result. The other assignment operator is referred to as a blocking (=) assignment. When "=" assignment is used, for the purposes of logic, the target variable is updated immediately. There are two separate ways of declaring a Verilog process. These are the always and the initial keywords. The always keyword indicates a free-running process. The initial keyword indicates a process executes exactly once. Both constructs begin execution at simulator time 0, and both execute until the end of the block. Once an always block has reached its end, it is rescheduled (again). 
__________________________________________________________________________________________________
Xilinx ISE
Xilinx ISE is a software tool produced by Xilinx for synthesis and analysis of HDL designs, which enables the developer to synthesize ("compile") their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer.
-Select File, then New Project.
-Select a project location and name.
-Select the device family, device, package, and speed grade.
-Click New Source.
-Select Verilog Module and enter the file name.
-Specify the inputs and outputs for the decoder. These will be inserted into an automatically generated template for the Verilog file.
In case, there are no existing sources, click Next. If there are any, click Add-Source.
Project Navigator now shows a summary of the project Click on the -filename.v‖ tab below the summary window in the top left-Sources‖ pane.
Before the design can be synthesized, we need to specify what pins on the FPGA the inputs and outputs are connected to.
Compile the design (Check Syntax) to check for errors. Make a Test Bench Waveform using New Source. Associate the Test Bench Waveform with the Project filename. Perform Behavioral Simulation using Xilinx ISE Simulator. View the RTL Schematic and the Synthesis Report. Fig. 4 outlined the Flow of building a Xilinx.
DESIGNING OF CORDIC PROCESSOR
Design Specifications
The code is designed for first quadrant i.
Mode of operation chosen is rotation mode ii.
Input Cartesian vector(x, y) is (0.603,0) iii.
Rotation mode is realized through combinatorial mode. iv.
Number of iteration are 16 which is equal to 2^iteration bits. The CORDIC can work with the angle expressed in radians or degrees as demonstrated in Table 1 . 
CONCLUSIONS
This paper presents the designing of CORDIC processor in VERILOG using XILINX ISE simulator. The output of the code, designed for the CORDIC processor in Rotation mode, was obtained using different values of the magnitude(r) of the vector and the input angle (theta_i). The outputs were found to be in complete agreement with the theoretical results. The RTL Schematic and the Synthesis Report confirmed that there were no errors in the designing of the code. Hence, the code is found to be correct for any positive value of r and 00≤theta_i≤900. XILINX ISE simulator is useful tool for designing of various efficient CORDIC processors with different configurations and can further extend with latest advance technology.
